



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/663,755

09/17/2003

Sterling Smith

MSS0007-US

3830

7590

06/09/2004

Michael D. Bednarek
Shaw Pittman LLP
1650 Tysons Boulevard
McLean, VA 22102

EXAMINER

NGUYEN, HIEP

ART UNIT

PAPER NUMBER

2816

DATE MAILED: 06/09/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/663,755

Applicant(s)

SMITH, STERLING

Examiner

Hiep Nguyen

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 September 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3 and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by Olmstead et al. (US Pat. 5,814,803).

Regarding claims 1, 3 and 4, figure 10A of Olmstead shows an interface circuitry of a display chip comprising:

an input node (270) for receiving an analog image signal (CCD);

a filter (274) for a processing said analog image signal and providing a processed image signal at an internal node (B); and

a clamping circuit (S1), inherently a transistor controlled by a clamping signal, connected between said internal node and a reference level (ground or non-zero; col.12, lines 47-51);

wherein said clamping circuit is used to clamp said processed image signal by said reference level during a clamping interval (col. 12, lines 47-57).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2816

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Olmstead et al. (US Pat. 5,814,803) in view of Kanagawa et al. (US Pat. 6,366,866).

Regarding claim 2, figure 10A of Olmstead includes all the limitations of claim 2 except for the limitation that resistor (277) is a variable resistor. Figure 3 of Kanagawa shows a low-pass filter having a variable resistor (2111) for adjusting the cutoff frequency of the low-pass filter according to the level of the noise in the data line. Therefore, it would have been obvious to those skilled in the art at the time the invention was made to replace resistor (277) with the variable resistor (2111) taught by Kanagawa for adjusting the cutoff frequency of the low-pass filter according to the level of the noise in the data line.

Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Olmstead et al. (US Pat. 5,814,803) in view of Kwon et al. (US Pat. 6,724,245).

Regarding claims 5 and 6, figure 10A of Olmstead includes all the limitations of claim 5 except for the limitation that the clamping circuit comprises a variable resistor and a transistor. Figure 1 of Kwon shows a clamping circuit comprising a variable resistor (N1) and a transistor (N2) for adjusting the voltage at the internal node (col. 5, lines 12-33). Therefore, it would have been obvious to those skilled in the art at the time the invention was made to replace the clamping circuit (S1) of Olmstead with the clamping circuit taught by Kwon for adjusting the voltage at the internal node. The transistor is transistor (N2) and the clamping signal is (clamp_en).

Claims 7-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Obie et al. (US Pat. 5,038,096) in view of Olmstead et al. (US Pat. 5,814,803) and Kwon et al. (US Pat. 6,724,245).

Regarding claim 7, figure 1 of Obie shows an interface circuitry of a display chip comprising:

- an input node for receiving an analog image signal;
- a filter (112) for processing said analog image signal and providing a processed image signal at internal node;
- an ADC unit (118) for converting said processed image signal into

Art Unit: 2816

a digital image signal. Figure 1 of Obie does not show a clamping circuit connecting between said internal node and a reference level. Figure 10A of Olmstead shows an interface circuitry of a display chip comprising a clamping circuit (S1) connecting between said internal node and a non zero reference level for establishing a precise reference for each pixel before video dump occurs (col. 12, lines 47-57). Therefore, it would have been obvious to those skilled in the art at the time the invention was made to implement the clamping circuit (S1) taught by Olmstead into the circuit of Obie for establishing a precise reference for each pixel before video dump occurs.

Regarding claims 8, 9 and 10, the combination of Obie and Olmstead includes all the limitations of claim 8 except for the limitation that the filter comprises a variable resistor and a capacitor. Figure 1 of Kwon shows a clamping circuit comprising a variable resistor (N1) and a transistor (N2) for adjusting the voltage at the internal node (col. 5, lines 12-33). Therefore, it would have been obvious to those skilled in the art at the time the invention was made to replace the clamping circuit (S1) of Olmstead with the clamping circuit taught by Kwon for adjusting the voltage at the internal node. The transistor is transistor (N2) and the clamping signal is (clamp_en).

Regarding claims 11 and 12, the variable resistor is element (N1) of Kwon and the transistor is (N2) that receives a control signal (clamp_en).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

06-01-04



TUAN T. LAM
PRIMARY EXAMINER